



6731294

09886472



10

FIG. 1






FIG. 3

90




FIG. 4
110




FIG. 5




FIG. 6




FIG. 7

prioritization scheme


thread 4

thread 3

thread 2; thread 1

X indicates selected by arbitration module based on priority scheme

FIG. 8






FIG. 9

400





FIG. 10

FIG. 11



instruction index	A= input from memory1 B= input from memory2 Accumulator = Accumulation Register(thread ID)	
I-0	(A*B) -> Accumulator	
I-1	(C*D) -> Accumulator	
I-2	(E*F) -> M1	
I-3	(G*M1) -> Accumulator	
I-4	(Accumulator *M2) -> M3	
		• •
I-N	(M3*M4)=result -> M5	

lookup table
660

FIG. 12




FIG. 13

FIG. 14




FIG. 15

